

Notice of References Cited

Application/Control No.

10/729,859

Applicant(s)/Patent Under
Reexamination
LI ET AL.

Examiner

Marcos D. Pizarro-Crespo

Art Unit

2814

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-3,714,523	01-1973	Bate, Robert Thomas	257/252
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Li; A CMOS magnetic latch with extremely high resolution; 8-11 Dec. 2002; Electron Devices Meeting, 2002. IEDM '02. Digest. International; pp.909-912.
	V	Sun; Weak magnetic field pattern detection by CMOS magnetic latch; Electron Device Letters, IEEE; vol. 24, issue 10; Oct. 2003; Posted online 2003-09-29; pp.652-654.
	W	Ghandhi; VLSI fabrication principles: silicon and gallium arsenide; 2nd. ed.; 1994; John Wiley & Sons, Inc., New York; pp.731.
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.